

www.ti.com

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.8 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- All Outputs Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DGG, DGV, OR DL PACKAGE (TOP VIEW)

		Γ		1
1DIR[1	O	48	1 <u>0E</u>
1B1 [2		47] 1A1
1B2 [3		46] 1A2
GND[4		45	GND
1B3 [5		44] 1A3
1B4 [6		43] 1A4
V _{CC} [7		42] v _{cc}
1B5 [8		41] 1A5
1B6 [9		40] 1A6
GND [10		39] GND
1B7 [11		38] 1A7
1B8 [12		37] 1A8
2B1 [13		36] 2A1
2B2 [14		35] 2A2
GND [15		34] GND
2B3 [16		33] 2A3
2B4 🛚	17		32] 2A4
V _{CC} [18		31] v _{cc}
2B5 [19		30] 2A5
2B6 [20		29	2A6
GND [21		28	GND
2B7	22		27	2A7
2B8 [23		26] 2A8
2DIR [24		25] 2 0E
				J

DESCRIPTION/ORDERING INFORMATION

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCHR16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external-timing requirements.

ORDERING INFORMATION

T _A	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Tape and reel	74LVCHR16245AGRDR	LR245A
	FBGA – ZRD (Pb-free)	rape and reer	74LVCHR16245AZRDR	LR243A
	SSOP – DL	Topo and roal	SN74LVCHR16245ALR	LVCHR16245A
	330P - DL	Tape and reel	74LVCHR16245ALRG4	LVCHR16245A
	TSSOP – DGG	Tape and reel	SN74LVCHR16245AGR	LVCHR16245A
–40°C to 85°C	1330F - DGG		74LVCHR16245AGRG4	LVCHK10243A
-40 C to 65 C	TVSOP – DGV	T	SN74LVCHR16245AVR	LDR245A
	TVSOF - DGV	Tape and reel	74LVCHR16245AVRE4	LDR243A
	VFBGA – GQL	Topo and roal	SN74LVCHR16245AKR	LR245A
	VFBGA – ZQL (Pb-free)	Tape and reel	74LVCHR16245AZQLR	LKZ43A

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines areavailable at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCAS582P-NOVEMBER 1996-REVISED DECEMBER 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω series resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\sf OE}$ or DIR.

GQL OR ZQL PACKAGE (TOP VIEW)

	1 2 3 4 5 6
Α	000000
В	000000
С	000000
D	000000
Ε	()()
F	OOOOO
G	000000
н	000000
J	000000
K	000000

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	(oo ban oddada i donago)										
	1	2	3	4	5	6					
Α	1DIR	NC	NC	NC	NC	1 OE					
В	1B2	1B1	GND	GND	1A1	1A2					
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4					
D	1B6	1B5	GND	GND	1A5	1A6					
Е	1B8	1B7			1A7	1A8					
F	2B1	2B2			2A2	2A1					
	G2B3	2B4	GND	GND	2A4	2A3					
Н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5					
J	2B7	2B8	GND	GND	2A8	2A7					
K	2DIR	NC	NC	NC	NC	2 OE					

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)

	_	1	2	3	4	5	6	
Α	$\left(\right.$		\bigcirc					_
В		()	()	\bigcirc	\bigcirc	\bigcirc	()	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	()	
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
E		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	\							_

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1B1	NC	1DIR	1 OE	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V _{CC}	V _{CC}	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
E	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V _{CC}	V _{CC}	2A4	2A5
Н	2B7	2B6 NC	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 OE	NC	2A8

(1) NC - No internal connection





FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)

CONTRO	L INPUTS	OUTPUT C	IRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Χ	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.


LOGIC DIAGRAM (POSITIVE LOGIC)





3

SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS





Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	6.5	V	
VI	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾			V	
Vo	Voltage range applied to any output in the h	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			V	
Vo	Voltage range applied to any output in the h	-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current	Continuous output current		±50	mA	
	Continuous current through each V _{CC} or GN	ND		±100	mA	
		DGG package		70		
		DGV package		58		
θ_{JA}	Package thermal impedance (4)	DL package		63 42		
		GQL/ZQL package				
		GRD/ZRD package		36		
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT	
V	Cumply yeltogo	Operating	1.65	3.6	٧	
V _{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
\/	Output walks as	High or low state	0	V_{CC}	V	
Vo	Output voltage	3-state	0	5.5	V	
		V _{CC} = 1.65 V		-2		
	High level extent expect	V _{CC} = 2.3 V		-4	A	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-8	_8 mA	
		V _{CC} = 3 V				
		V _{CC} = 1.65 V		2		
	Lavidaval autovit avonant	V _{CC} = 2.3 V		4	A	
l _{OL}	Low-level output current	V _{CC} = 2.7 V		8	mA	
		V _{CC} = 3 V		12		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS582P-NOVEMBER 1996-REVISED DECEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT	
		$I_{OH} = -100 \mu A$		1.65 V to 3.6 V	V _{CC} - 0.2			
		$I_{OH} = -2 \text{ mA}$		1.65 V	1.2			
		1	2.3 V	1.7		V		
V_{OH}		$I_{OH} = -4 \text{ mA}$	2.7 V	2.2				
		$I_{OH} = -6 \text{ mA}$		3 V	2.4			
		$I_{OH} = -8 \text{ mA}$	2.7 V	2				
		I _{OH} = -12 mA		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V		0.2		
		I _{OL} = 2 mA	1.65 V		0.45			
		1 - 4 m A		2.3 V		0.7		
V_{OL}		I _{OL} = 4 mA	2.7 V		0.4	V		
		I _{OL} = 6 mA	3 V		0.55			
		I _{OL} = 8 mA	2.7 V		0.6			
		I _{OL} = 12 mA	3 V		0.8			
I _I	Control inputs	V _I = 0 to 5.5 V		3.6 V		±5	μΑ	
		V _I = 0.58 V	1 CF \/	(2)		μΑ		
		V _I = 1.07 V	1.65 V	(2)				
		V _I = 0.7 V	0.01/	45				
I _{I(hold)}	A or B port	V _I = 1.7 V	2.3 V	-45				
		V _I = 0.8 V		2.1/	75			
		V _I = 2 V		3 V	-75			
		V _I = 0 to 3.6 V ⁽³⁾		3.6 V		±500		
I _{off}	·	V_I or $V_O = 5.5 \text{ V}$		0		±10	μΑ	
I _{OZ} ⁽⁴⁾		$V_O = 0 \text{ V or } (V_{CC} \text{ to } 5.5 \text{ V})$		2.3 V to 3.6 V		±5	μΑ	
1		V _I = V _{CC} or GND	1 - 0	3.6 V		20		
I _{CC}		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(5)}$	$I_0 = 0$	3.6 V		20	μΑ	
ΔI_{CC}		One input at V _{CC} – 0.6 V, Other inputs	at V _{CC} or GND	2.7 V to 3.6 V		500	μΑ	
C _i	Control inputs	V _I = V _{CC} or GND		3.3 V		3	pF	
C _{io}	A or B port	V _O = V _{CC} or GND		3.3 V		12	pF	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
(2) This information was not available at the time of publication.

This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

For the total leakage current in an I/O port, please consult the $I_{I(hold)}$ specification for the input voltage condition 0 V < V_I < V_{CC} , and the I_{OZ} specification for the input voltage conditions V_I = 0 V or V_I = V_{CC} to 5.5 V. The bus-hold current, at input voltages greater than V_{CC} , is negligible.

This applies in the disabled state only.

SN74LVCHR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS582P-NOVEMBER 1996-REVISED DECEMBER 2005



Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = 1 ± 0.2		V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPUT) (OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A or B	B or A	1	12.5	1	9.5	1	5.7	1.5	4.8	ns
t _{en}	ŌĒ	A or B	1	15.8	1	12.2	1	7.9	1.5	6.3	ns
t _{dis}	ŌĒ	A or B	1	19.2	1	11.9	1	8.3	2.2	7.4	ns

Operating Characteristics


 $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
_	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	39	ρF
C _{pd}	per transceiver	Outputs disabled	I = IU WIMZ	(1)	(1)	4	μΓ

(1) This information was not available at the time of publication.



PARAMETER MEASUREMENT INFORMATION



2.7 V

2.7 V

≤2.5 ns

≤2.5 ns

V_{CC}

2.7 V

3.3 V \pm 0.3 V

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

500 Ω

500 Ω

0.3 V

0.3 V

LOW- AND HIGH-LEVEL ENABLING

INPUT V_{M} **V_{LOAD}** C_L R_L V_{Δ} ٧ı t_r/t_f 1.8 V \pm 0.15 V ≤2 ns 30 pF 0.15 V Vcc V_{CC}/2 Vcc 1 $k\Omega$ ν_{CC} Vcc **500** Ω $\textbf{2.5 V} \pm \textbf{0.2 V}$ ≤2 ns V_{CC}/2 30 pF 0.15 V

6 V

6 V

50 pF

50 pF

1.5 V

1.5 V

 V_{I} **Timing Input** 0 V V_{I} Input ٧M V_{M} **Data Input** 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION SETUP AND HOLD TIMES** V_{I} ٧ı Output V_{M} ٧M Input Control 0 V **t**PHL t_{PLZ} t_{PLH} t_{PZL} Output V_{LOAD}/2 V_{OH} Waveform 1 S1 at V_{LOAD} Output $V_{OL} + V_{C}$ V_{OL} (see Note B) - t_{PHZ} t_{PHL} **t**PLH t_{PZH} Output V_{OH} V_{OH} Waveform 2 $V_{OH} - V_{\Delta}$ S1 at GND Output ≈0 V (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.

INVERTING AND NONINVERTING OUTPUTS

- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVCHR16245AGRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
74LVCHR16245AGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCHR16245ALRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCHR16245AVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCHR16245AVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCHR16245AZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
74LVCHR16245AZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVCHR16245AGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCHR16245AKR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVCHR16245ALR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCHR16245AVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

6-Aug-2007


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



ti.com 19-Mar-2008

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVCHR16245AGRDR	BGA MI CROSTA R JUNI OR	GRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1
74LVCHR16245AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
74LVCHR16245AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
74LVCHR16245AZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1
SN74LVCHR16245AGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVCHR16245AKR	BGA MI CROSTA R JUNI OR	GQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
SN74LVCHR16245AKR	BGA MI CROSTA	GQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1





.com 19-Mar-2008

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	R JUNI OR											
SN74LVCHR16245ALR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCHR16245AVR	TVSOP	DGV	48	2000	330.0	24.4	6.8	10.1	1.6	12.0	24.0	Q1




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVCHR16245AGRDR	BGA MICROSTAR JUNIOR	GRD	54	1000	346.0	346.0	33.0
74LVCHR16245AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6
74LVCHR16245AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	346.0	346.0	33.0
74LVCHR16245AZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	346.0	346.0	33.0
SN74LVCHR16245AGR	TSSOP	DGG	48	2000	346.0	346.0	41.0
SN74LVCHR16245AKR	BGA MICROSTAR JUNIOR	GQL	56	1000	346.0	346.0	33.0
SN74LVCHR16245AKR	BGA MICROSTAR JUNIOR	GQL	56	1000	333.2	345.9	28.6
SN74LVCHR16245ALR	SSOP	DL	48	1000	346.0	346.0	49.0
SN74LVCHR16245AVR	TVSOP	DGV	48	2000	346.0	346.0	41.0

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

B. This drawing is subject to change without notice.


Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated